

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/824,549		04/02/2001	Yoshimitsu Nakashima	70840-55652	9425	
21874	7590	03/10/2003				
EDWARI	OS & ANC	ELL, LLP	EXAMINER			
P.O. BOX BOSTON,	9169 MA 0220	9		HARRINGTON, ALICIA M		
			•	ART UNIT	PAPER NUMBER	
				2873		
				DATE MAILED: 03/10/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	/M
		09/824,549	NAKASHIMA, YOSHIMITSU	
	Office Action Summary	Examiner	Art Unit	
		Alicia M Harrington	2873	
Period fo	The MAILING DATE of this communication app	pears on the cov r sheet with the	correspondence address	
A SHO THE N - Exter after - If the - If NO - Failui - Any re	ORTENED STATUTORY PERIOD FOR REPL' MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a reply In period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute In the period by the Office later than three months after the mailing of the patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be till y within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	mely filed ys will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).	
1)⊠	Responsive to communication(s) filed on 08 (October 2002 and 24 February 2	003 .	
2a)□	<u> </u>	is action is non-final.		
3)	Since this application is in condition for allowa	ance except for formal matters, p	rosecution as to the merits is	
Dienociti	closed in accordance with the practice under on of Claims	Ex parte Quayle, 1935 C.D. 11,	453 O.G. 213.	
	Claim(s) <u>1-14</u> is/are pending in the application	1		
, i	4a) Of the above claim(s) is/are withdraw			
	Claim(s) 6 is/are allowed.			
	Claim(s) <u>1-5 and 7-14</u> is/are rejected.			
	Claim(s) is/are objected to.			
8)	Claim(s) are subject to restriction and/o	r election requirement.		
_	The specification is objected to by the Examine	r.		
	Γhe drawing(s) filed on is/are: a)□ acce _l		miner.	
	Applicant may not request that any objection to the			
11)🛛 -	The proposed drawing correction filed on <u>08 Oc</u>	<u>ctober 2002</u> is: a)⊠ approved b)	disapproved by the Examine	er.
	If approved, corrected drawings are required in rep	oly to this Office action.		
12) 🔲 🗀	The oath or declaration is objected to by the Ex	aminer.		
Priority u	nder 35 U.S.C. §§ 119 and 120			
13)🖂	Acknowledgment is made of a claim for foreign	n priority under 35 U.S.C. § 119(a	a)-(d) or (f).	•
a)[☑ All b)☐ Some * c)☐ None of:			
	1. Certified copies of the priority document	s have been received.		
	2. Certified copies of the priority document	s have been received in Applicat	ion No	
* S	3.☐ Copies of the certified copies of the prio application from the International Bu see the attached detailed Office action for a list	reau (PCT Rule 17.2(a)).	-	
14) 🗌 A	cknowledgment is made of a claim for domesti	c priority under 35 U.S.C. § 119(e) (to a provisional application	n).
) ☐ The translation of the foreign language pro Acknowledgment is made of a claim for domest	• •		
Attachment	t(s)			
2) Notic	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) <u>7</u>	5) 🔲 Notice of Informal	y (PTO-413) Paper No(s) Patent Application (PTO-152)	
.S. Patent and Tr	ademark Office			

Art Unit: 2873

Sp. 1

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-5, 7-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicants admitted prior art (figure 5A-5B pages 2-7) in view of Lin et al US 6, 396,089).

Regarding claims 1,3,4,9,10 applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14); a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture. However, applicant admitted prior art fails to discloses a planar /flat top surface. Although, it is well known in the art, as taught by Lin.

In the same field of endeavor, Lin discloses the planarization of semiconductor device where the passivation layer with SOG film that (304,306,308,310) is planarized (col. 3, lines 22-65). The passivation films have several layers that are placed over light reception area. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify, applicant's admitted prior art, as taught by Lin, to provide superior insulating property.

Regarding claim 2, applicant discloses the passivation film is made of silicon nitride based film (see pages 2-4).

Art Unit: 2873

Regarding claims 5 and 11, applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14); a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture. However, applicant admitted prior art fails to discloses a planar /flat top surface and chemical machine polishing as claimed. Although, it is well known in the art, as taught by Lin.

In the same field of endeavor, Lin discloses the planarization of semiconductor device where the passivation layer with SOG film that (304,306,308,310) is planarized (col. 3, lines 22-65). Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify, applicant's admitted prior art, as taught Lin et al. to provide a planar surface which enhances image quality and provides protection for the detector.

In addition, the application and Lin discloses applying the thin film forming the passivation section by using a CVD technique or the like. Although, applicant and Lin fail to produce a planarized layer using chemical mechanical polishing, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify applicant and park, to include this process since it is a notoriously well known semiconductor layering process (the Examiner takes official notice to that fact).

Regarding claims 7 and 12, applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14), a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture where the passivation provides moisture and chemical resistance (see page 3). However, applicant admitted prior art fails to disclose a planar /flat top surface, an insulation layer and chemical machine polishing as claimed. Although, it is well known in the art, as taught by Lin.

Art Unit: 2873

In the same field of endeavor, Lin discloses the planarization of semiconductor device

where the passivation layer with SOG film that (304,306,308,310) is planarized (col. 3, lines 22-

65). The passivation films have several layers that are placed over light reception area. Thus, it

would have been obvious to one of ordinary skill in the art at the time the invention was made to

modify, applicant's admitted prior art, as taught by Lin, to provide superior insulating property.

In addition, the application and Lin discloses applying the thin film forming the passivation section by using a CVD technique or the like. Although, applicant and Lin fail to produce a planarized layer using chemical mechanical polishing, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify applicant and park, to include this process since it is a notoriously well known semiconductor layering process (the Examiner takes official notice to that fact).

Regarding claim 8, applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14); a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture.

However, applicant admitted prior art fails to discloses a planar /flat top surface, chemical machine polishing and insulation section. Although, it is well known in the art, as taught by Lin.

In the same field of endeavor, Lin discloses a method for manufacturing a semiconductor image sensor where the passivation film is planarized and where in the method comprises applying an SOG film and a forming another film over the SOG for forming the passivation section (col. 3, lines 22-65) to produce a substantial planarized surface. Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify

Art Unit: 2873

applicant's admitted prior art, as taught by Lin, since it would provide a planarized passivation layer which contributes to protection of the circuit and performance.

Regarding claim 13, applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14); a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture where the passivation provides moisture and chemical resistance (see page 3). However, applicant admitted prior art fails to discloses a planar /flat top surface. Although, it is well known in the art, as taught by Lin.

In the same field of endeavor, Lin discloses the planarization of semiconductor device where the passivation layer with SOG film that (304,306,308,310) is planarized (col 3, lines 22-65) Thus, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify, applicant's admitted prior art, as taught by Lin et al. to provide a planar surface which enhances image quality and provides protection for the detector.

Regarding claim 14, applicant's admitted prior art discloses a solid state imaging device comprising a semiconductor (11), light shield (14); a light reception section (12); passivation section (15) film overlying the light shield section, light reception sections and aperture.

However, applicant admitted prior art fails to discloses a planar /flat top surface. Although, it is well known in the art, as taught by Lin.

In the same field of endeavor, Lin discloses the planarization of semiconductor device where the passivation layer with SOG film that (304,306,308,310) is planarized (col 3, lines 22-65) Thus, it would have been obvious to one of ordinary skill in the art at the time the invention

Art Unit: 2873

was made to modify, applicant's admitted prior art, as taught by Lin et al. to provide a planar surface which enhances image quality and provides protection for the detector.

In addition, the application and Lin discloses applying the thin film forming the passivation section by using a CVD technique or the like. Although, applicant and Lin fail to produce a planarized layer using chemical mechanical polishing, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify applicant and park, to include this process since it is a notoriously well known semiconductor layering process (the Examiner takes official notice to that fact).

Allowable Subject Matter

Claim 6 is allowed.

The following is a statement of reasons for the indication of allowable subject matter:

Regarding claim 6, prior art taken either singularly or in combination fails to anticipate or fairly suggest the limitations of the dependent claims, in such manner that a rejection under 35 U.S.C 102 or 103 would be proper. The prior art fails to teach a combination of all the claimed features as presented in independent claims, which include a method for producing a solid state imaging device where flattening of the passivation section is performed under the condition that a selective ration of 1:1 implemented as claimed.

Response to Arguments

Applicant's arguments with respect to claims 1-5, 7,8 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

Art Unit: 2873

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Fan et al (US 6,274,917) discloses a high efficiency color filter process for a semiconductor array-imaging device.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alicia M Harrington whose telephone number is 703 308 9295. The examiner can normally be reached on Monday - Thursday 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Georgia Epps can be reached on 703 308 4883. The fax phone numbers for the organization where this application or proceeding is assigned are 703 308 7724 for regular communications and 703 308 7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703 308 0956.

Alicia M Harrington

Examiner

Art Unit 2873

PRIMARY EXAMINER

March 6, 2003